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Abstract - We present a systematic design technique 
for current-mode piecewise-linear (PWL) function 
generators. It uses two building blocks: a high-reso- 
lution current rectifier, and a programmable current 
amplifier. We show how to arrange these blocks to 
obtain basic non-linearities from which generic char- 
acteristics are built through aggregations. Measure- 
ments from a l.Op.m CMOS prototype chip show 
lOpA resolution in the rectification operation and 
0.6% non-linearity errors in the programmable scal- 
ing operation for 2p.A input current range. 
1.Introduction 
Function generators realize parametrizable non- 
linear functions for given input signal range [1]-[3]. 
The parameterization may be determined by compo- 
nent ratios (non-programmable generators); or 
through external control signals and electrically-ad- 
justable circuits (programmable generators). 
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FIGURE 1. Hierarchical decomposition for the synthesis of 
function generators. 
II.Piecewise Linear Representations 
- -  - 
Regardless of the programmability issue, the de- 
sign of electronic function generators encompasses 
several subproblems (shown conceptually in Fig. 1): . Realization of nonlinear operators though the 
interconnection of primitive components. 
Realization of elementaryfunctions as the inter- 
connection of circuit blocks which synthesize 
nonlinear operators. 
of the target as a combination Of 
elementary functions and its realization as the in- 
terconnection of the circuit blocks associated to 
these functions. 
A number of reported solutions to these problems 
employ piecewise-linear (PWL) approximant func- 
tions [4]. Their main advantage is simplicity of repre- 
sentation, which eases the calculation of the 
adjustment parameters. PWL functions are also easily 
realized at a circuit level. In fact, diverse solution 
have been proposed parting from different primitive 
components and assuming distinct physical represen- 
This paper presents a methodology for PWL ap- 
proximation of arbitrary unidimensional functions 
(including those with finite jump discontinuities) us- 
Many of the circuit schemes proposed for the im- 
plementation of PWL function generators are based 
on the concept of extension operator presented in PI. 
Let us consider that the function y = f ( x )  is defined in- 
side a real interval [&,, &+,] and described by a col- 
lection of data measured at the knots of a given 
The basic idea behind the concept of an extension 
operator is to build the approximate function, g(x), 
following an iterative procedure. At each iteration, 
the procedure from a previous approximation 
for a off(x) , and then adds new terms to 
fit the data associated with the adjacent subintervals. 
Generally, some pieces are adjusted to the left and 
others to the right, to yield, 
A = {60, a,, %,,..,jM sN+, 1. 
1 = 1  I = -N 
where, 
+ tations for the electrical variables [5]-[ 101. A g ( X )  = W U + ( X - @  G W ( X - ~ ) . Y ~ ~ ( X - ~ )  
A-g (x) = wu- (x - 6) 3 w (x-6) sgn (6-x) (2)  
ing current mode techniques. Section 11 discusses 
some PWL representation techniques, and present the 
0 
g ( x )  = a x + b  
basic non-linearities involved. Section 111 presents the 
building blocks for the basic functions and describes 
some examples where the global topology of the gen- 
erator can be simplified by taking advantage of sym- 
metries. section IV shows experimental 
obtained from a chip which has been fabricated in a 
rameters of the circuit are electrically controllable to 
enable fully programmable operation. 
and sgn(*) denotes the sign function, Fig.2(a) shows 
an example of this procedure. 
Based on the extension operator, Chua and Kang 
have developed a canonical representation for unidi- 
mensional pm functions given by 
1pm standard digital CMOS technology. All the pa- N 
i =  1 
g ( x )  = a x + b +  ( 3 )  
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FIGURE 2. Piecewise linear decomposition of a function (a) 
using the extension operator concept, and @) using basic lin- 
ear functions. 
which involves only one non-linearity, the absolute 
value function, with the additional advantage that it 
requires a minimal number of fitting parameters [9]. 
A different approach for the representation of 
nonlinear functions is to express the transfer charac- 
teristic as a linear combination of basis functions, 
each having compact support over a corresponding 
subinterval of the partition. In the case of PWL func- 
tions, basis functions are called linear basis functions 
(LBF), and lead to the following expression, 
(4) 
Fig.3 shows the shape of the ith LBF, which equals 1 
at 6i and decreases to 0 at 
Fig.2(b) illustrates the representation technique 
based on LBFs, using the same function f ( x )  used to 
describe the extension operator. Note that the LBF 
representation is more modular than the approxima- 
tion based on the extension operator. However, this 
modularity is not for free; their implementation is not 
the cheapest in terms of components and consequent- 
ly, may not be optimal for applications in which the 
target function is fixed. On the contrary, the represen- 
tation (4) is an excellent option in the design of fully 
programmable function generators. 
and Si+*. 
In. Current-Mode Linear Basis Functions 
The proposed design technique for linear basis 
functions is based on the interconnection of two basic 
building blocks: currenr switches and programmable 
current ampli8ers. 
Current Switch 
Fig.4(a) and (b) show respectively the symbol 
and schematic of the current switch proposed in [IO]. 
This block routes the input current to either the upper 
or the lower terminal depending on its sign. Besides, 
it  generates a logical signal V ,  which codifies the cur- 
rent sign (V, = '1 ' for Zi, > 0, and V, = '0' otherwise). 
The circuit exhibits very high resolution (around 
IOpA), and is insensitive to transistor mismatch. 
Thus, it  can be realized through minimum size devic- 
(C) 
FIGURE 4. (a) Current switch symbol; (b) Proposal in [lo]; 
(c) Alternative design using current mirrors and inverters. 
es. Additionally, the feedback loop created by the in- 
verter Invl allows significant reduction of the dead 
zone non-linearity shown by the input driving-point 
characteristic, which alleviate loading errors of the 
circuit with the environment. 
An alternative design for the current switch is 
shown in Fig.4(c). As opposed to the previous case, 
positive (negative) currents are now routed to the 
lower (upper) terminal, as a consequence of the mir- 
rors included in  the current path. Simulation results 
show that the circuit is especially suited for low volt- 
age operation (correct performance has been noted for 
supply voltages of less than 2 V). The main drawback 
of this structure is that currents I+ and I- are affected 
by the mismatch of the transistors making up the cur- 
rent mirrors. 
Programmable Current Amplifer 
Fig.S(a) shows the conceptual block diagram of a 
programmable current amplifier. It is formed by the 
series connection of a grounded resistor and a tunable 
linearized transconductor. The schematics in Fig.S(b) 
(output stage) and Fig.S(c) (core block) form the com- 
plete circuit amplifier. The grounded resistor is real- 
ized through a pair of p channel transistors in diode 
configuration, connected in cascode with the external 
nodes connected to the rails. As shown in  FigS(c), the 
linear I-V conversion is done in the core block. The 
configuration described in [ 1 13 has been chosen for 
the linearized transconductor, introducing some mod- 
ifications to increase the gain adjustment range. First, 
the input PMOS differential pair in [ 1 I] has been re- 
placed by a NMOS pair and two p-channel cascode 
mirrors to increase the variation range of voltages VI 
and V,. Next, the common-source node of the output 
differential pair has been connected to a voltage fol- 
lower of very low output resistance to supply a fairly 
constant voltage drop, V,. On one hand, this obtains 
low current gain values. On the other, gives an in- 
creased efficiency for the current flowing through the 
output stage. Finally a set of analog switches driven 
by the binary signal V,y has been included in the output 
pair to determine the sign of the output current, 
Using the quadratic law of a MOS transistor in 
saturation, the gain of the amplifier reads as: 
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FIGURE 5. Programmable current amplifier: (a) Concept; 
(b) Amplifier output stage; (c) Core block. 
where the sign is defined by the binary signal V,. As 
it is seen, the gain depends linearly on the control 
voltage V,. Correct performance enforces the follow- 
ing conditions on the electrical variables: 
Current-Mode Basic Functions 
Fig.6(a) shows the block diagram for a LBF 
formed by three current switches, two current ampli- 
fiers, and four analog switches in the output stage. 
Note that the central current switch supplies the bina- 
ry signal that determines the sign of the current ampli- 
fiers and the output branch through which I,,, flows. 
The combination of current switches and voltage 
amplifiers also enables implementing the elementary 
functions for the other approximation techniques cit- 
ed in Section 11. Thus, Fig.6(b) shows an example of 
extension operator construction and Fig.6(c), the real- 
ization of the absolute value function. 
Fig.6(d) shows the realization of a trapezoidal 
function, frequently used as a membership+function in 
fuzzy logic. Note that instead of using two linear basis 
function like those in Fig.6(a), the function symmetry 
enables reducing the number of circuit components. 
Finally, Fig.6(e) shows an example of construction of 
functions with finite jump discontinuity, taking ad- 
vantage of the binary signal generated by the current 
switches, together with the logic gates. 
IV.Experimenta1 Results 
Fig.7 presents a microphotograph of the integrat- 
ed prototype of a programmable linear basis function 
fabricated in single poly 1 .Opm CMOS technology. 
The current switches used in the design are shown in  
Fig,4(b). Fig,8(a) shows the transfer characteristics of 
16 ' in  
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FIGURE 6. Block diagrams of: (a) linear basis function; (b) 
extension operator; (c) absolute value; (d) trapezoidal func- 
tion, and (e) discontinuous function. 
400 pm 
FIGURE 7. Microphotograph of the circuit. 
the implemented current amplifier. The amplifier 
gain ranges from 0 to 25 for input linearity between 
f lpAmP.  This gain variation is given by the control 
signal adjustment, Vc, whose valid range is between - 
0.5 V and 1.3 V. Voltage VF and bias current were 
set at -1.8 'V and15 pAmps, respectively. Fig.8(b) 
shows the deviations of the linear behavior of the cur- 
rent amplifier for different values of control voltage 
Vc. The relative error in all cases was less than 0.6%. 
Fig.9 shows a group of experimental curves for 
the transfer function of the whole circuit, obtained 
through individual variation of each of the Hermite 
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FIGURE 8. Experimental response of a programable current 
amplifier. (a) Transfer characteristic; (b) Nonlinearity error 
for different values of the control variable. 
operator parameters. Fig.9(a) represents the variation 
of the height of the basis function for different posi- 
tive and negative values of I,. Fig.9(b) shows the 
curve family obtained through variation of 18, main- 
taining the rest of the parameters constant. Fig.B(c) 
and (d) show the variation of the linear basis function 
slopes obtaining by adjusting the gain of the corre- 
sponding current amplifiers. 
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FIGURE 9. Experimental results obtained from the inte- 
grated prototype: (a) Variation with I,; (b) Variation with 
Is; (c) and (d) Variation with slopes. 
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